Abstract -In this paper, a technology mapping algorithm is proposed for heterogeneous FPGAs. The technology mapping problem is first formulated as a flow network problem. Then, an algorithm based on the min-cost max-flow algorithm is presented to select a proper set of feasible LUTs for various objectives. The objective, the total area composed of LUTs and routing area, are discussed in the paper. This algorithm has been tested on the MCNC benchmark circuits. Compared with other existing LUT-based FPGA mapping algorithms, the algorithm produces better characteristics.
I Introduction
In a traditional lookup table (LUT)-based FPGA device, the configurable logic blocks (CLBs) are composed of k-input LUTs whose input number is constant. To maximize device utilization, heterogeneous FPGAs provide an array of homogeneous LUTs of different sizes or an array of physically heterogeneous LUTs. For example, the XC4000 [1] and ORCA2C [2] series FPGAs can be configured to have heterogeneous LUTs. The technology mapping problem for LUT-based FPGAs involves producing an equivalent circuit for a given circuit using only gates that can be implemented with LUTs. This paper addresses the technology mapping problems for heterogeneous FPGA designs. There are several homogeneous FPGA technology-mapping algorithms for minimum layout size. However, most of these algorithms are unable to deal with heterogeneous FPGAs. A recent work [9] has shown that the area minimization-mapping problem for a tree network can be solved optimally in O(n 3 ). However, this algorithm is significantly limited because the optimality holds only for the tree. The HeteroMap algorithm [10] was presented to reduce the number of LUTs for heterogeneous LUT-based FPGAs. An algorithm is proposed in this paper. The proposed algorithm can be configured for various objectives, the minimum number of LUTs, the total area, or others. To minimize the total area of a FPGA, two parts: 1) The LUT area and 2) the routing area are considered simultaneously.
The technology mapping problem is formulated first as a flow network problem. An algorithm based on the min-cost max-flow algorithm is then presented to select a proper set of LUTs from the set of feasible LUTs. An enumerating algorithm to generate all feasible LUTs is also presented. We implemented this algorithm and compared the empirical results with other LUT-based FPGA mapping algorithms. The results demonstrate the efficiency of this algorithm.
The remainder of this paper is organized as follows. The terminology and a graph-based formulation of the problem are described in Section 2. An algorithm for solving the problem is shown in Section 3. Section 4 gives an algorithm to generate the set of feasible cones. The objective, the total area, are discussed in Section 5. Experimental results are shown in Section 6.
Our concluding remarks are presented in Section 7.
II. Formulation of the Mapping Problem
An FPGA technology mapping problem can be formulated as a graph based problem. A combinational logic circuit can be represented by a directed acyclic graph (DAG),
while a vertex in V io represents a pseudo gate that is either a primary input or a primary output. A directed edge <i, j> exists in E if the output of gate i is the input of gate j. Notice that a primary input vertex has no in-coming edge and a primary output vertex has no out-going edge. Let v and u be two vertices of V g . If v is connected to u by a single edge, v is said to be a fan-in vertex of u and u is a fan-out vertex of v. Let V s be a subset of V g and We assumed that a general LUT-based heterogeneous FPGA consists of LUTs of n types. Each LUT of one type has k inputs, k∈{k 1 , k 2 , …, k n }. Homogeneous FPGAs can be viewed as a special kind of heterogeneous FPGA with one and only one type of LUT. The technology mapping problem can be described as: Given a 2-bounded Boolean network, according to the objectives, find a set of feasible cones such that the union of all feasible cones includes all vertices.
Finding the maximum flow with minimum cost in a flow network can solve this problem. Given a directed acyclic graph, G = (V g ∪V io , E), let V c be the set of feasible cones in
G.
According to G, a flow network is constructed in which:
V g is the set of vertices representing gates, a vertex in V c represents a feasible cone, s and t represent the source and the sink respectively, there is an edge e ij ∈ E bp directed from a vertex i ∈ V g to a vertex j ∈V c if i is a vertex in the k-feasible cone associated with j and the capacity cap(e ij )=1, there is an edge e si ∈ E st directed from s to every vertex i∈V g , and the capacity cap(e si )=1, and there is an edge e jt ∈ E st directed from each vertex j∈V c to t , and its capacity, cap(e jt ), is equal to the number of vertices in the cone C j = (V j , E j ) associated with j. Figure 1 .a. It is assumed that a LUT in the heterogeneous FPGA has k-inputs, 2≤ k ≤ 4. In G asn , an edge is said to be saturated if the flow through it is equal to its capacity. Since a V c vertex has only one out-edge, for convenience, a V c vertex is also said to be saturated if its out edge is saturated. On the other hand, if the flow through a V c vertex is zero, the V c vertex is said to be empty. Proof: Since there is one and only one edge directed from s to each V g vertex and its capacity is one, the upper bound of the total flow is the total number of vertices in V g . If the maximum flow is equal to the total number of vertices in V g , the mapping includes all of the vertices in V g . If we select the set of feasible cones corresponding to the vertices, V c is saturated. By the construction rules, every gate is included in one and only one selected cone.
Consider the flow shown in Figure 1 .b. The bold lines from a V c vertex to t are saturated edges; the others are zero. Since the total flow is equal to |V g |, by Theorem 1, the set of cones induced by {u, v, w} and {x, y, z, m} can be selected to be an optimal mapping solution. There are several ways to generate a set of feasible cones [4] . If the set of feasible cones is not rich enough, it may not be possible to obtain a feasible solution. An algorithm to generate the set of feasible cones is presented in section 4.
III. An Algorithm for Finding the Min-cost Max-flow as Mapping Solution
The mapping solution is not unique. Given an objective, we can define a cost function to assign a weight on each edge in G asn and find the min-cost max-flow as the solution. There are several optimization objectives in the technology mapping process. Two objectives, the minimum number of LUTs and the total area, are discussed in Section 5.A and B. In this section, it is assumed the weight of cost on every edge is given.
There is an algorithm [13] [14] that can find the maximum flow with minimum cost. However, a solution found by this algorithm does not ensure the flow through the sink edges is either saturated or zero. The bold lines in Figure 2 illustrate the min-cost max-flow network. It is seen that the flow through the vertex a is neither saturated nor zero. The flow path in G asn found by the min-cost max-flow algorithm must be changed such that the V c vertex is either saturated or zero. When the flow path is changed, an algorithm which increases the minimum cost bound is needed. It has been proven that this problem is a NP-complete problem [13] . We will construct a max flow solution by a greedy algorithm. The strategy of this algorithm is as follows:
Find the minimum-cost maximum-flow in the G asn . The cones associated with the saturated V c vertices are selected to be in the mapping solution. A V c vertex, j, is called a candidate vertex if j is non-saturated and the cone corresponding to j includes no V g vertices covered by selected cones. The total cost increases if we change the path of flow through other non-saturated V c vertices such that j becomes saturated. The increase of total cost to force j saturated is denoted ∆C(j). For every candidate vertex, j, calculate ∆C(j). According to the calculation in step 3, find the candidate vertex, j, whose ∆C(j) is minimum and change the path of flow to make j be saturated. Select the cone corresponding to j to be in the mapping solution. If there exist candidate vertices, go to step 3. If every V g vertex is covered, a mapping solution is obtained. Otherwise, no mapping solutions exist.
6)
The min-cost max-flow algorithm [13] [14] first finds a maximum flow in G asn . Then it constructs an auxiliary graph and iteratively reduces the total cost by finding directed cycles with negative costs in the auxiliary graph.
We need an approach to calculating ∆C(j) of a candidate vertex j. Let C j =(V j , E j ) be the cone corresponding to j and V s be a subset of V j such that in G asn the flow coming from a V s vertex goes into j. Let
and x∈ s V . Assume in G asn e xj is the edge directed from x to j and the flow from x to a vertex y passes along the edge e xy . If the flow passing along e xy is changed to pass along e xj , the increase of total cost is equal to cost(e xj )−cost(e xy ). Accordingly, ( ) (cos t( ) cos t( )) 
V The Optimization Objective
The total area is the most important objective in the technology mapping process.
A large LUT must use a large area. A mapping with the minimum number of cones may not lead to the minimum total area because the size of the LUT grows exponentially proportional to the number of cone inputs. It is better to optimize the total area.
Assume that C j is a cone associated with a V c vertex and A j is the total area needed for using a logic block to implement C j. . Similar to the cost function defined to minimize the total number of LUTs, if the cost of the edges between a V g vertex and the V c vertex is set to cost(e ij ) = A j /n j and the cost of the other edges are zero, the total area can be minimized by finding the min-cost max-flow in G asn where n j is the number vertices included in C j .
Recall that the FPGA area includes the area for the LUTs and the area for routing. Let A b be the area for a logic block, and A c be the area needed for interconnection if a cone C j is selected. Then A j = A b +A c . An approach for calculating A b , and a method for estimating A c are needed.
To calculate A b the area for a LUT-based logic block, we used the logic block model shown in the literature 3 [1] . Let BA be the bit area required to store a static RAM bit and FA be the fixed area required to implement the D flip-flop and all of the other associated circuitry. The area for a logic block, A b , is then:
(1) To estimate the routing area, we used the model proposed in the literature [3] . We can consider the needed routing area to be the space taken by the routing tracks on two of the four sides of the logic block, as shown in Figure 3 .
Let N p be the number of pins. Assume that the pitch of a routing track is approximated as the square root of the area required by a bit. The dimension of a channel is then N p × BA . The area for interconnection is:
According to (1) and (2), the total area of a logic block is:
According to the experimental results shown in [3] , N p must be at least k+1 and proportional to the total number pins of CLBs. Fig. 3 . A model for estimating the routing area.
IV Experimental Results
We used C language to implement the proposed algorithm on a SUN ULTRA SPARC workstation and tested several circuits from the MCNC logic synthesis benchmark set.
To produce a more accurate area analysis for heterogeneous FPGA, testing was accomplished using FlowMap [5] , HeteroMap [10] , and the proposed algorithm on XC4000 series FPGAs that can implement circuits with 4-LUTs and 5-LUTs. Using 1.25µm CMOS technology, BA was estimated about 400µm 2 
